Capacitor Impedance in a PDN: Derivation

  Рет қаралды 7,529

Altium Academy

Altium Academy

Күн бұрын

Пікірлер: 9
@mostafanfs
@mostafanfs 2 жыл бұрын
Hey Zach!
@cvillf4694
@cvillf4694 2 жыл бұрын
Hi Zach, in 5:54 equation there is no C.
@Zachariah-Peterson
@Zachariah-Peterson 2 жыл бұрын
That's because it's lumped into the natural frequency (omega-0).
@mohannadasar6126
@mohannadasar6126 2 жыл бұрын
Hi Zach, I remember in "Controlled ESR Capacitors" video that increasing ESR of Capacitor of fres=f1 flattens the curve between Z at fres and the peak point, same for the other capacitor, meaning increasing ESR of both capacitors can give a flat response which reduces the supply voltage oscillation in the time domain. I have a question here, doesn't it make no sense to increase ESR of a capacitor for better performance? or since you're talking about "off-chip" capacitors then it's different, meaning, on-chip capacitors implemented in each block in the SoC could require minimum ESR for other reasons? and off-chip could require high ESR for the flat response? could you explain the difference between the two types of capacitors? off-chip capacitors and on-chip for each SoC block modeled as Cdie & ESR?
@Zachariah-Peterson
@Zachariah-Peterson 2 жыл бұрын
In that question it was about using a controlled ESR capacitor in a PDN, but that is not really their intended usage. Technically you could use them, but you are correct that it does not make sense to increase resistance if you want to get to a lower PDN impedance. If you used controlled ESR capacitors with higher ESR value to get to a lower PDN impedance then you might need to use a lot of those controlled ESR capacitors in parallel to get the total PDN impedance below target. In terms of on-chip, I will admit I have not looked into the controlled ESR aspect of those chip capacitors because I do not do IC design. I will say that those chips have higher capacitance density AND higher ESR so I think the response at high frequencies would naturally be flatter but I would have to look at data to be sure. There will also be differences between the different types of SoC capacitors (MIM, MOS, MOM, etc.)
@BartonBaird-l2m
@BartonBaird-l2m 4 ай бұрын
Lee Margaret Perez Daniel Brown Michael
@CharlesHarris-r6d
@CharlesHarris-r6d 3 ай бұрын
Garcia Margaret Perez Jennifer Martinez Anna
@BrianGulini-j6j
@BrianGulini-j6j 3 ай бұрын
Trantow Lane
@SusanRichter-t4t
@SusanRichter-t4t 3 ай бұрын
Larkin Views
Ferrites in Power Delivery Networks - Part One
18:43
Altium Academy
Рет қаралды 9 М.
Digital Signal Bandwidth Deep Dive | Signal Integrity
19:54
Altium Academy
Рет қаралды 7 М.
-5+3은 뭔가요? 📚 #shorts
0:19
5 분 Tricks
Рет қаралды 13 МЛН
#behindthescenes @CrissaJackson
0:11
Happy Kelli
Рет қаралды 27 МЛН
I Sent a Subscriber to Disneyland
0:27
MrBeast
Рет қаралды 104 МЛН
Controlled ESR Capacitors
12:25
Altium Academy
Рет қаралды 6 М.
How to Optimize Impedance of PDN with PI Advisor
8:23
HowtoSim
Рет қаралды 7 М.
Decoupling Capacitors - And why they are important
7:39
Lalo Solo
Рет қаралды 381 М.
How to Reduce Parasitic Capacitance in Your PCB Layout
13:52
Altium Academy
Рет қаралды 17 М.
Every Type of Capacitor for Power Electronics Compared & Analysed
42:15
Types of PCB Grounding Explained | PCB Layout
18:12
Altium Academy
Рет қаралды 76 М.
Inside the V3 Nazi Super Gun
19:52
Blue Paw Print
Рет қаралды 2,2 МЛН
Photolithography on Silicon with PCB Chemicals
25:31
ProjectsInFlight
Рет қаралды 61 М.
How to Design for Power Integrity:  Optimizing Decoupling Capacitors
12:03
Keysight Design Software
Рет қаралды 17 М.
Why Your Impedance Calculator is Wrong
17:08
Altium Academy
Рет қаралды 6 М.
-5+3은 뭔가요? 📚 #shorts
0:19
5 분 Tricks
Рет қаралды 13 МЛН