Tap to unmute

Signal Synchronization Rules (Must Follow!!)

  Рет қаралды 8,908

Karthik Vippala

Karthik Vippala

Күн бұрын

Пікірлер: 16
@hongsenyu8108
@hongsenyu8108 3 жыл бұрын
one more rule: the launching signal must be held stable for more than one period of receiving flip-flop (typically 1.5 receiving clock period) to guarantee at lease one proper sampling
@KarthikVippala
@KarthikVippala 3 жыл бұрын
Namaste 🙏 Hongsen Yu , thanks for this , love your subject knowledge and thanks for dropping on every video, good luck & great health
@PilatesinSacramento
@PilatesinSacramento Жыл бұрын
Just want to say, your videos are fantastic. You cover great topics and you’re thorough. Keep it up!👍
@KarthikVippala
@KarthikVippala Жыл бұрын
Thank you🙏
@saiprasadszhayi
@saiprasadszhayi 3 жыл бұрын
Well-presented!... Keep up the good work.
@KarthikVippala
@KarthikVippala 3 жыл бұрын
Namaskaram sai Prasad 🙏, thanks for the support, good luck & great health 👍😊
@rashmits1834
@rashmits1834 2 жыл бұрын
Just superb👌👌👌I am new to rtl design and your videos are awesome
@KarthikVippala
@KarthikVippala 2 жыл бұрын
🙏thanks for the support
@nextdoorengineer6409
@nextdoorengineer6409 4 ай бұрын
Hey karthik, the example you have shown for glitch possibility is incorrect, during synchronization there is no guaranty to maintain same pulse width from source to dst domain, ofcource because of difference in time period. Glitch is possible due to different propagation delays to 'and' gate and signal K,L are supposed to change at same time but L changes bit late, causing glitch. This would have been taken care in synthesis timing but we set false path b/w src and dst domains, so this path would not be analyzed. Cheers. I know you in person and I like your content.
@KarthikVippala
@KarthikVippala 4 ай бұрын
Hi bro
@AmitKumar-wf1qq
@AmitKumar-wf1qq 3 жыл бұрын
which books should i follow for synchronizer? thanks
@KarthikVippala
@KarthikVippala 3 жыл бұрын
Namaskaram /|\ Amit, , Thanks for asking , you can check my channel synchronizer playlist, & you can refer to IEEE & other journals on internet ,there a lot ,please enjoy reading them for more depth good luck & great health, Take care :)
@mohanarajendran4332
@mohanarajendran4332 3 жыл бұрын
Will ring counter works like that?
@dhanalakshimichepurapalli136
@dhanalakshimichepurapalli136 3 жыл бұрын
Hii sir,I have small doubt,what is sync active and inactive,why are use
@mohanarajendran4332
@mohanarajendran4332 3 жыл бұрын
Hi sir , how to design a counter which counts from 1to 10 and then resets to 1 after 10
@dheerajha6638
@dheerajha6638 3 жыл бұрын
Sir could you please provide your email id so that I could ask you a question? It has picture so cant comment it
小丑教训坏蛋 #小丑 #天使 #shorts
00:49
好人小丑
Рет қаралды 54 МЛН
Enceinte et en Bazard: Les Chroniques du Nettoyage ! 🚽✨
00:21
Two More French
Рет қаралды 42 МЛН
what is time borrowing (latch)  ? why does latches support it?
8:19
Karthik Vippala
Рет қаралды 21 М.
Crossing Clock Domains in an FPGA
16:38
nandland
Рет қаралды 70 М.
Handshake synchronizer (clock domain crossing)
5:17
Karthik Vippala
Рет қаралды 20 М.
frequency divide f/3   #part3 with #33% ,50% #dutycycle
9:31
Safar Placement
Рет қаралды 401
Clock Domain Crossing (CDC), Synchronizers and FIFOs
30:25
Sandeep Sharma - ElecTronX
Рет қаралды 4,1 М.
小丑教训坏蛋 #小丑 #天使 #shorts
00:49
好人小丑
Рет қаралды 54 МЛН