SPI Master with Chip-Select in FPGA, Verilog Testbench

In this video I test the chip-select functionality that we added in the previous video. Simulations are critical to ensuring your design will work as intended.
Please help me keep creating great content. Support me on Patreon:
/ nandland
Also get yourself an FPGA board, The Go Board, so you can try this code on your own.
www.nandland.com/goboard/intr...

[@prince-op2ff]

Please make one video on "verilog stratified event queue"