IR Drop issue in VLSI | What is IR drop in ASIC | Why IR Drop | Effects of IR Drop

This tutorial explains What is IR drop in VLSI design, Why IR drop occurs, What are the effects of IR drops on Integrated circuits, How to analyze the IR drops in ASIC, What are the EDA Tools for IR analysis. The root cause of IR drop have been explained in this session. Detailed analysis of IR drop will be explained in another session.
IR drop issue may cause poor performance of IC or complete failure of IC due to unavailability of required voltage of operation for standard cells and macros. We need to analyze and fix this issue during the IC design process.
If you feel this video is relevant to your domain and useful, please like the video and subscribe to this channel.
Your queries/suggestions are most welcome in the comment section.
----------------------------------------------
VIDEOS IN THIS SERIES
1. Latchup issue:
• Latch-up in CMOS Tech...
2. Latchup prevention techniques
• Latch-up prevention in...
3. Antenna effect:
• Antenna effect in VLSI...
4. Antenna prevention techniques
• Antenna Effect Prevent...
5. Electromigration issue in ASIC
• Electromigration in VL...
6. IR Drop Issue in VLSI
• IR Drop issue in VLSI ...
7. On-Chip variations
• On-Chip Variation in V...
8. Crosstalk effect in VLSI
• Crosstalk issue in VLS...
9. Crosstalk prevention
• Crosstalk issue and p...
------------------------------------------------------------------------------
Connect with us
All on one page: www.teamvlsi.com/p/contact_8....
Blog: www.teamvlsi.com
Facebook Page: / teamvlsi
WhatsApp Group: chat.whatsapp.com/C6etLHR6oAf...
Telegram Group: t.me/teamvlsi (Or search team VLSI on telegram)
Email: [e-mail]
#IRDrop #IRAnalysis #IR

[@ranjeetkumar-qx2ik]

One of the Best Channel in KZbin to understand physical design . Thanks a lot.

[@TeamVLSI]

Thanks a lot Ranjeet.

[@user-ms5vg2vn9k]

I have searched a lot of videos for ir drop but didn't get this much of information from scratch. Really informative channel.Pls support this type of channels

[@TeamVLSI]

Thanks a lot and happy to hear that you liked the content!!!

[@ashokanbalan]

Excellent job on creating these videos, Team VLSI!! Keep up the good work!!

[@TeamVLSI]

Thank you very much Ashok.

[@manupotisreenivasulu401]

Thank you for the up loading videos sir,,,,,,,This videos are help me a lot for the learning Physical Design concepts

[@TeamVLSI]

It's my pleasure Manupoti.

[@sushmitaanand7918]

Thank you so much for these videos!! ... It has helped a lot.. waiting for videos on rest of the topic... Spcly on setup and hold timing issues.

[@TeamVLSI]

@Sushmita Anand : Thank you. Very soon all the said topics will be covered. :)

[@oo7ben2]

beautiful lectures so far and so informative......your channel will have so many subcribers by the end of 2020

[@TeamVLSI]

Thanks a lot dear.

[@sandeepbhokare8775]

thank you very much sir great important information you have given.

[@TeamVLSI]

Thanks a lot @Sandeep

[@chandrakanth.m.s.63]

Good one... Waiting for the another session on IR Analysis Sir. Please cover more on Dynamic Analysis.

[@TeamVLSI]

Thanks Candrakanth, We will try to cover the said topic. Keep supporting.

[@gayathrilasyamarkapuram2160]

thanks for uploading ..

[@TeamVLSI]

You're welcome.

[@vasanthipolu4139]

hlooo gudmrngs.. sir We are expecting the continuation of IR drop analysis, hope u are able to provide this video as soon as possible. thanking you sir

[@TeamVLSI]

Okay, will be done soon.

[@raviraju1450]

Thank you very much sir..

[@TeamVLSI]

Most welcome Raviraju!

[@paavnishukla]

really nice video

[@TeamVLSI]

Glad you liked it

[@sushmitabk5503]

Very good video. Waiting for another session on IR drop. Hope to see it soon. When will you post the continuation video for this?

[@TeamVLSI]

Hi Susmita, Currently running busy and tough to manage time to for another session, but sure will do that soon. Stay tuned and happy learning.

[@habibakhatunnesaragi6259]

Hi sir ,nice explanation for IR drop issue .sir if u give try to give more explanation about redhawk tool than it will be great. Regards.

[@TeamVLSI]

Thanks Habiba, Sure, I will do that. :)

[@gowthamigowthamiputta7767]

Sir can u provide link for part 2 of ir drop??

[@Santoshkumar-lw1gf]

Thanks a lot sir ur videos r vry helpful....sir plz explain the fixes of IR drop...

[@TeamVLSI]

Thanks Santosh, It will take some time.

[@Santoshkumar-lw1gf]

@@TeamVLSI sure sir i will b awaiting for your videos sir..__/\__.

[@habibakhatunnesaragi6259]

Hello sir please share the inputs and outputs for static and dynamic power dissipation.

[@TeamVLSI]

Thanks for reminding Habiba, I will do that.

[@srinivasanp3261]

u r team say the inputs and outputs of ir and violations and fixing in another session. in your site i did't got session please give reply session

[@TeamVLSI]

Hi Srinivasan, Said video in not recorded till now. It will take some time.

[@nitiningle1991]

Is there any possibility of negative IR drop? As i have noticed it in IR drop summary file.

[@TeamVLSI]

Yes Nitin, Good analysis. :) There is possibility of negative IR drop. This is because of VDD surge due to Inductive part of your power network (I have not discussed this case in this session). Can you tell me tell me your IR drop summary file is for block level or full chip?

[@nitiningle1991]

It's a block level summary file and lenth of metal was also more compared to other metals in same layer.

[@TeamVLSI]

Let me analyzed the case, I will share here my finding on this. :)

[@prashanthkumar3599]

What is the current coming from the source. And how Current is devided in network.? How to manipulate with Current?

[@TeamVLSI]

Hi Prashanth, Sorry, Can you re-frame the question. I am not able to understand.

[@prashanthkumar3599]

@@TeamVLSI My question is what is the voltage and current across MOSFET including both power and ground resistance? How to choose the margin for the IR drop? Do we check IR drop across both mosfet and metal or only metals? How to validate the power current and voltage for the design?

[@tarunsai8414]

Is the Next video is available now? If yes help to comment the link ...

[@TeamVLSI]

Sorry, Tarun. That have not been created. I will try to create that soon. :)

[@jinushah145]

Thank you sir for explaining the IR Drop analysis. I want to learn more about three topics that are: 1) What are the inputs for static and Dynamics IR drop analysis? 2) How exactly perform the analysis? 3) How to fix the IR Drop violation? Can you make another video where all these topics will cover?

[@TeamVLSI]

Sure Jinu, It has been delayed because I'm running a bit busy now, But it will come soon.

[@vishwashreevivek9125]

@@TeamVLSI Hi sir, can u plz cover the above topics..will be really helpful and we ll get the insight of fixing IR issues and also ways to analyse it.Thanks.

[@DrSumanKrMitra]

@@TeamVLSI When can we expect a video on this. sir

[@anjalipanicker9024]

Sir Please create on more whatapp grp to accomodate more people. The link to join notifies its me that group is full.

[@TeamVLSI]

Sure Anjali. Thanks for your suggestion. U will be notified by today evening.

[@TeamVLSI]

Hi Anjali, A new WhatsApp group has been created. You can join using group link:. chat.whatsapp.com/C6etLHR6oAf6G9bLGDwdOf

[@bmaruthi3605]

@@TeamVLSI I tried joining this group it's full. Sir please try to create new group

[@changseokchoi7072]

Static IR drop is only considered PDN resistors when the circuit consumes average power. Not static state. Static state you mentioned is only leakage current consumed in the circuit. Should be modifyed this.it

[@TeamVLSI]

Can you mention the time stamp when I have said this? Yes Static IR drop is the drop due to PDN when there is no switching activities.

[@changseokchoi7072]

16:25, at the types of IR drop Analysis

[@changseokchoi7072]

No inputs are switching means that circuit consumes only leakage current with no dynamic current. For the Static IRdrop analysis, In fact circuit average current and PDN resistance are considered. It is a little bit strange to understand. There is no activation state for circuit.

[@teralabharathkumar9349]

@@changseokchoi7072 Small doubt is static power and leakage power both are different?

[@changseokchoi7072]

@@teralabharathkumar9349 absolutely same.

[@jairamgouda]

Nice Video👍. I suggest to make videos little shorter. And at 14:15, it's not "voltage drop", it's "voltage droop".

[@TeamVLSI]

Thanks Jairam. Good suggestion, I will try to keep it shorter. And yes it is voltage droop.