Tap to unmute

sta lec35 OCV concepts part3 | static timing analysis tutorial | VLSI

  Рет қаралды 8,698

VLSI Academy

VLSI Academy

Күн бұрын

Пікірлер: 24
@maxmadanmax
@maxmadanmax 3 жыл бұрын
Very good explanation
@raghaver5964
@raghaver5964 2 жыл бұрын
Thank u very much for sharing your knowledge
@vigneshramachandran7622
@vigneshramachandran7622 9 ай бұрын
Shouldnt the t_hold parameter be multiplied by 1.1 because we are trying to stress test it and so a longer t_hold should give a more pessimistic constraint
@VLSIAcademyhub
@VLSIAcademyhub 7 ай бұрын
Longer thold is optimistic, it should be lesser since it is minimum constraint
@hardikjain-brb
@hardikjain-brb 6 ай бұрын
@@VLSIAcademyhub No shorter hold is optimistic since T_hold decreases T_req and so Arrival > Reqd is easily met ; T_hold should be multiplied by 1.1
@Surendra123klo
@Surendra123klo 7 ай бұрын
setup chech minimum clock period = 9.06 -1.854=7.206 Tsetup =0.35*1.2=0.42 consider
@nehabarothiya3527
@nehabarothiya3527 3 жыл бұрын
Please cover set_max_delay constraints and when we can replace set_output_delay with set_max_delay
@amarnathchaurasiya3418
@amarnathchaurasiya3418 Жыл бұрын
CPP value will be add in RT during setup slack calculation and subtract during hold slack calculation??
@adilkj1606
@adilkj1606 9 ай бұрын
You are correct
@redheatredheat9906
@redheatredheat9906 2 жыл бұрын
So what you are effectively saying is that the common path delay in the OCV setup check case, in both the launch(late) and capture(early) cases or path delay value calculations, is the one with the lower(early) derate multiplied? Because that is what the CRPR subtraction is leading to effectively.
@redheatredheat9906
@redheatredheat9906 2 жыл бұрын
@@VLSIAcademyhub Correct and that cell delay value you are choosing with larger derate multiplied for steup and smaller derate value in hold case, this is what I am asking
@redheatredheat9906
@redheatredheat9906 2 жыл бұрын
@@VLSIAcademyhub Please see if this is correct, if so, it answers my doubt. delay_common_path * max_derate + launch_extra_unique_path(includes combo portion delay) * max_derate = launch_delay_total => 1 delay_common_path * min_derate + capture_extra_path * min_derate = capture_total_delay => 2 CRPR = delay_common_path * (max_derate-min_derate) => 3 effective clock period = 1 - CRPR - 2 = [delay_common_path * max_derate + launch_extra_unique_path(includes combo portion delay) * max_derate - delay_common_path * (max_derate-min_derate)] => 4 - [delay_common_path * min_derate + capture_extra_path * min_derate] =>5 = [delay_common_path * + launch_extra_unique_path(includes combo portion delay) * max_derate] - [delay_common_path * min_derate + capture_extra_path * min_derate]
@dineshlalts7015
@dineshlalts7015 2 жыл бұрын
Should we do CRPR subtraction even for the setup check? Both the launch and capture clocks are not on the same cycle. Capture happens once cycle after the launch.
@srivenibolla1414
@srivenibolla1414 2 жыл бұрын
@@VLSIAcademyhub But in the reports , for setup CRPR is added.. And for hold CRPR is subtracted.. why we are talking like that sir ?
@dinhbuts
@dinhbuts Жыл бұрын
Is OCV applied only for reg2reg type path or other types (in2reg, reg2out..) If we use both OCV and AOCV methods, does AOCV method overwrite OCV setting?
@Shahidsoc
@Shahidsoc 8 ай бұрын
FF2 time need to be pushed for worst case ? but you degraded as pull ?
@VLSIAcademyhub
@VLSIAcademyhub 7 ай бұрын
could u please elaborate your question ?
@PRASHANTHKUMAR8681
@PRASHANTHKUMAR8681 9 ай бұрын
While calculating CRPR value for setup, common clock path value has not been multiplied but for hold it is multiplied may I know the reason why ?
@asmamohsin7159
@asmamohsin7159 2 жыл бұрын
If we are adding CPPR in the hold path, shouldn't we subtract this path delay from launch and capture clock path then? like it should be Launch clock path =0.6 * 0.9 Capture clock path = 0.75 * 1.2 CPPR =0.25 (1.2-0.9)
@kishore-px2cc
@kishore-px2cc Жыл бұрын
Do we apply derates for library setup and hold time
@kishore-px2cc
@kishore-px2cc Жыл бұрын
Why sir ?
@hitanshuvibhute1489
@hitanshuvibhute1489 2 жыл бұрын
how do we solve the hold violation caused by applying derate?
@hramtekkar
@hramtekkar Жыл бұрын
add delay to datapath ; or reduce skew.
@cskfans1585
@cskfans1585 Жыл бұрын
why t setup is multiplied with 1.1 shouldn't it be multiplied with 1.2
Beat Ronaldo, Win $1,000,000
22:45
MrBeast
Рет қаралды 158 МЛН
Clock Reconvergence Pessimism Removal (CRPR) | STA
8:31
Jairam Gouda
Рет қаралды 3,6 М.
POCV | Parametric On-Chip Variation | Static Timing Analysis | VLSI
21:09
Mahendra Maram World
Рет қаралды 12 М.
How are Microchips Made? 🖥️🛠️ CPU Manufacturing Process Steps
27:48