Washing Machine using Verilog (with code) | Verilog HDL Project by @Dhaval Gupta | FSM | Vivado

[@ArjunNarula1122]

Please find the code in the link description. Any suggestions or queries are most welcomed. PLEASE SUBSCRIBE TO THE CHANNEL. LET US AIM 250 SUBSCRIBERS!!!! Other Projects- ►Traffic Light Controller in Verilog - kzbin.info/www/bejne/j6Wan6Jsp9x2jM0 ►Round Robin Arbiter in Verilog - kzbin.info/www/bejne/jmfSe6Ftp55gbtU ►Vedic Multiplier in Verilog - kzbin.info/www/bejne/bH6Wn6yvhsujfrc ►Clock with Alarm in Verilog - kzbin.info/www/bejne/poXOYntrZcprmKs ►Washing Machine in Verilog - kzbin.info/www/bejne/n3LSmmygid-rmas ►N bit Multiplier in Verilog - kzbin.info/www/bejne/op7ddJeua8yemrc ►PWM Shift Register in Verilog - kzbin.info/www/bejne/hqucpIOcobCjjsU ►Vending Machine in Verilog - kzbin.info/www/bejne/qnvGYZWid6mFsNE ►Hexadecimal Keypad Scanner in Verilog - kzbin.info/www/bejne/j2LGoWWhrNSma68 ►RAM - ROM Design in Verilog - kzbin.info/www/bejne/o2Kbiohvrc94irc

[@daringdeshik9616]

Can u please tell us that additional code for dumping it into FPGA kit

[@vimminarula5523]

Keep it up my child

[@ArjunNarula1122]

Thanks mumma!!

[@vimminarula5523]

Nice presentation God bless you my child

[@ArjunNarula1122]

Thanks mumma!!

[@yuganshibharti3892]

you both did phenomenal work in this collab.😎😎🔥🔥

[@ArjunNarula1122]

Thank youu Yuganshi ✨

[@parashgoswami7561]

Great going Arjun 🔥🔥

[@ArjunNarula1122]

Thanks Parash!!

[@adityamehta4147]

Great project🔥💯 Explanation was amazing👏

[@ArjunNarula1122]

Thanks you Aditya 😊

[@Weekend_vloger_yt]

Great work ... recommended 🔥🔥🔥🔥🔥

[@ArjunNarula1122]

Thank you Anshul 😇😇

[@arunpandian294]

A request, kindly refrain from adding such loud outros. Was listening to his explanation with full sound and then had an intense sound in the ear. Pls do this. It was a great explanation btw. Thank You

[@yuktasachdeva7822]

Nice project and very well explained 💐💫💥

[@ArjunNarula1122]

Glad you liked it Yukta 🌟😊🎉

[@ishajain949]

Great Project ✨ Informative and well explained Dhaval ✨

[@ArjunNarula1122]

Thaanks Isha!!

[@diwanshi6669]

Very well explained

[@ArjunNarula1122]

Thanks Diwanshi!!

[@saksham7111]

Nice Project and awesome explanation!

[@ArjunNarula1122]

Thanks Saksham!!

[@vaibhavgcool]

Great project and very well explained 👏🙌

[@ArjunNarula1122]

Thanks Vaibhav!!

[@raeleenkanda8270]

Fascinating presentation 💐💐

[@ArjunNarula1122]

Thank you Raeleen 😊😊

[@SagarKumar-eu5xu]

Great project! Also, the explanation was detailed

[@ArjunNarula1122]

Thank you for the appreciation Sagar ✨✨

[@ritikgupta8478]

Awesome explanation and great project. 💯

[@ArjunNarula1122]

Thanks Ritik 😊✨

[@InnocentGarg]

Very well presented ✨👍

[@ArjunNarula1122]

Thanks Twinkle sir ✨

[@mehakgoyal7173]

Amazing explanation!!

[@ArjunNarula1122]

Thank you Mehak!!!

[@utpalsemwal6288]

Amazing work done

[@ArjunNarula1122]

Thanks Utpal!!

[@ashutosh2075]

Amazing work

[@ArjunNarula1122]

Thanks Ashutosh!!! Really appreciate you subscribing to the channel!!

[@sparshgupta3922]

Great explanation!

[@ArjunNarula1122]

Thanks Sparsh!!!

[@akshitgupta7561]

Wow🔥🔥🔥

[@ArjunNarula1122]

Thanks Akshit!!

[@ayushmahendru1858]

Amazing project!!

[@ArjunNarula1122]

Thanks Ayush!!

[@varunbansal2633]

Great work 🔥🔥

[@ArjunNarula1122]

Thanks Varun!!

[@harmanchawla33]

👍👍

[@ArjunNarula1122]

Thanks Harman!!

[@danishgupta4924]

Awesome

[@ArjunNarula1122]

Thanks Danish!!

[@atushgoel7823]

Great Project 🔥

[@ArjunNarula1122]

Thanks Atush!!

[@Desi_Odyssey]

👏 bravo

[@ArjunNarula1122]

🎉

[@sarthakj84]

Amazing work. Really helped a lot! Thanks!

[@ArjunNarula1122]

Thanks Sarthak!! Glad we could be some help ✨✨

[@gaurav__singla]

Nice project 🔥🔥

[@ArjunNarula1122]

Thanks Gaurav!!

[@matinfazel8240]

Thanks for sharing your useful knowledge!

[@loyal8060]

keep uploading regularly

[@ArjunNarula1122]

Sure Akshay, please stay tuned for regular videos.

[@devashishbawa8236]

Great Efforts Arjun🔥

[@ArjunNarula1122]

Thanks a lot Devashish!!!

[@divanshubansal2474]

Wowwww🙌🙌🙌

[@ArjunNarula1122]

Thanks Divanshu!!

[@chiragmittal6372]

Wonderful 👍

[@ArjunNarula1122]

Thanks a lot Chirag ✨

[@sarthakwali1210]

Nice project! 👍

[@ArjunNarula1122]

Thanks Sarthak ✨

[@sharmaji5298]

In the "Drain water" condition to repeat itself, the "drain_valve_on" should be 1 rather than 0. Otherwise, the drain will take place just like it is on in the spin condition. Please look at 5:36 timestamp.

[@inferno3193]

Great video sir. Sir , how many basic building blocks did we use in this?

[@ArjunNarula1122]

Thanks Inferno!! The code itself is divided into 6 states in the finite state machine (at 1:10 ) and the testbench is also in the verilog code itself.

[@parthbhatia341]

Great Explanation!

[@ArjunNarula1122]

Thanks Parth ✨

[@zanthetan8614]

Very clear explanation! But Sir, how to do this project using hierachical design?

[@ArjunNarula1122]

Thank you!! You could take reference from this article for hierarchical design. www.eventhelix.com/design-patterns/hierarchical-state-machine/

[@StudioSambasiva]

For the first time.. In Drain Water condition, how it can out the drain water if drain_value_on=0 (the dirty water should be present that stage only).

[@avinashbollu7603]

Can u pls provide the fsm for dialy routine (like taking states as work,sleep,eat ...)

[@PrithvirajChippa]

Supurbb Brother... 💯

[@adarshpanigrahi6935]

Why the motor_on is 0 after the machine starts

[@ronixbhaskar8263]

Sir konsa board apne use kiya ha?? Plz urgently important hai

[@ArjunNarula1122]

So it is basically the default FPGA in the vivado project. The default part and product family for the new project: Default Part xc7vx485tffg1157-1 Product: Virtex-7 Family: Virtex-7 Package: ffg1157 Speed Grade: -1 I do understand you are facing issues since you are a beginner. Please do mail / linkedin me so that i can send you screenshots to help you out.

[@hamzagulzarjanjua7532]

how you design the state diagram of the machine, on which software

[@narutofan429]

Which app using

[@tarakasuryashashank1267]

please show how to implement in spartan fpga board ? how to check inputs and outputs 🙂

[@SHORTSYT-jaihind]

Did u got any answer

[@DileepKumar-el7fn]

Done signal is highing many times! Can u help me?

[@aishahibrahim5171]

hello sir, i tried to run the verilog in quartus but its error

[@ArjunNarula1122]

Hi Aishah , Please do share the error here.

[@family-kq8ov]

Will this project run on Elbert V2 board????

[@sachintom5971]

will this code work on xilinx vivado

[@swatiyadav8724]

Will it run on vivado 2018.2???

[@ronixbhaskar8263]

Sir board konsa use kiya hai

[@ArjunNarula1122]

So it is basically the default FPGA in the vivado project. The default part and product family for the new project: Default Part xc7vx485tffg1157-1 Product: Virtex-7 Family: Virtex-7 Package: ffg1157 Speed Grade: -1 I do understand you are facing issues since you are a beginner. Please do mail / linkedin me so that i can send you screenshots to help you out.

[@varunbadiger6176]

which fpga board to use to match the code

[@amankashyap2636]

Will this code run on Quartus?

[@arunpandian294]

Also, there is an error while trying to synthesize in Xilinx ISE always@(posedge clk or negedge reset) begin if(reset) begin current_state

[@ronixbhaskar8263]

Sir testbench ka code kidar hai

[@ArjunNarula1122]

It is in the same code file .

[@Sandy63035]

can you please provide ppts of it

[@melissathompson1252]

I hope to see more exciting videos like this one in the near future! You should use a service such as P R O M O S M!!

[@ArjunNarula1122]

Thank you for your suggestion.