Synchronous FIFO Design | Basics of Synchronous FIFO | FIFO Full | FIFO Empty Explained

[@Electronicspedia]

Please Like, Share and Subscribe to my channel kzbin.info/door/3mTACG8vPWsHQFMfxzeDZg

[@lakshya_garg]

By far the best channel I found on KZbin for VLSI basics.

[@Electronicspedia]

Thank you for your support 🙂

[@deek94]

Excellent video!!👏👏

[@mathiazhaganvenkatachalam5414]

Thanks a lot for your wonderful video very easy understanding of the FIFO

[@Electronicspedia]

Glad you liked it 🙂

[@lasyagiri6010]

Explained well, Thanks.

[@Electronicspedia]

Thank you 🙂

[@kiranraddimorab3963]

Explained very well , please make video of fifo depth calculation

[@Electronicspedia]

Hi Kiran, thanks. Sure will make video on that soon. 👍

[@crazyhrzero8]

I am subscribing you and want to see more videos upcoming, which can be for used for industrial projects and applications

[@vineethvala3789]

I am following your videos regularly, they are very informative, can you also do videos on Asynchronous FIFO, FIFO depth, RDC

[@Electronicspedia]

Hey thanks Vineeth for your support. I will do video on Asynchronous Fifo next. And followed by RDC and the. Fifo depth calculation.

[@PEC_SIBASISHMOHANTY]

SIR thanks for explaining

[@smitpatel7700]

can we add and gate to gate-off ren also ? like done on WR side?

[@cyrillemagdi7717]

Why is it of no use to do the anding with the ~empty & ren to avoid spurious reads when the FIFO is empty? The empty location may contain a garbage value so the rdata will be garbage and dangerous to the Destination Block

[@Electronicspedia]

When fifo empty is indicated, the reading of data should not be done at user level. This is something that read logic at user level should take care of. Ofcourse we can add a logic at read side also to prevent reads when fifo is empty as an additional precaution.

[@cyrillemagdi7717]

@@Electronicspedia Great, Thanks 🙏🏻

[@thrishnajakrishnan600]

Sir at same clock pulse , both read and write operation happening?

[@hemantsaxena369]

I feel pointer and address can not be same, address is only linked with memory and FIFO is specialized memory where rather than address pointers are used which points next location to be read or written. Correct me if I am wrong

[@digambarbhole9467]

sir, How the clock frequency for FIFO is decided? can you please clear this one?

[@居陳]

there's no subtitles :(